{"created":"2021-03-01T07:16:12.759471+00:00","id":37130,"links":{},"metadata":{"_buckets":{"deposit":"1fd98ba0-e9b8-4d7d-a7ed-efd719540325"},"_deposit":{"created_by":188,"id":"37130","owners":[188],"pid":{"revision_id":0,"type":"depid","value":"37130"},"status":"published"},"_oai":{"id":"oai:tsukuba.repo.nii.ac.jp:00037130","sets":["152:4929","3:62:5617:1403"]},"author_link":["126853","118032","127381"],"item_1644910766877":{"attribute_name":"出版タイプ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_970fb48d4fbd8a85","subitem_version_type":"VoR"}]},"item_5_biblio_info_6":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2010-11-01","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"11","bibliographicPageEnd":"2367","bibliographicPageStart":"2354","bibliographicVolumeNumber":"93","bibliographic_titles":[{"bibliographic_title":"電子情報通信学会論文誌. D, 情報・システム","bibliographic_titleLang":"ja"},{"bibliographic_title":"The IEICE transactions on information and systems (Japanese edition)","bibliographic_titleLang":"en"}]}]},"item_5_publisher_27":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"一般社団法人電子情報通信学会","subitem_publisher_language":"ja"},{"subitem_publisher":"The Institute of Electronics, Information and Communication Engineers","subitem_publisher_language":"en"}]},"item_5_relation_39":{"attribute_name":"関連情報","attribute_value_mlt":[{"subitem_relation_name":[{"subitem_relation_name_text":"本文データは学協会の許諾に基づきCiNiiから複製したものである"}],"subitem_relation_type":"isVersionOf","subitem_relation_type_id":{"subitem_relation_type_id_text":"http://ci.nii.ac.jp/naid/110007880359","subitem_relation_type_select":"URI"}}]},"item_5_rights_12":{"attribute_name":"権利","attribute_value_mlt":[{"subitem_rights":"一般社団法人電子情報通信学会","subitem_rights_language":"ja"}]},"item_5_source_id_7":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"1880-4535","subitem_source_identifier_type":"PISSN"}]},"item_5_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AA12099634","subitem_source_identifier_type":"NCID"}]},"item_access_right":{"attribute_name":"アクセス権","attribute_value_mlt":[{"subitem_access_right":"open access","subitem_access_right_uri":"http://purl.org/coar/access_right/c_abf2"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"川合, 浩之","creatorNameLang":"ja"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"山口, 佳樹","creatorNameLang":"ja"},{"creatorName":"ヤマグチ, ヨシキ","creatorNameLang":"ja-Kana"},{"creatorName":"YAMAGUCHI, Yoshiki","creatorNameLang":"en"}],"nameIdentifiers":[{},{},{}]},{"creatorNames":[{"creatorName":"安永, 守利","creatorNameLang":"ja"},{"creatorName":"ヤスナガ, モリトシ","creatorNameLang":"ja-Kana"},{"creatorName":"YASUNAGA, Moritoshi","creatorNameLang":"en"}],"nameIdentifiers":[{},{},{}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2016-02-18"}],"displaytype":"detail","filename":"110007880359.pdf","filesize":[{"value":"1.6 MB"}],"format":"application/pdf","mimetype":"application/pdf","url":{"objectType":"fulltext","url":"https://tsukuba.repo.nii.ac.jp/record/37130/files/110007880359.pdf"},"version_id":"14836cd1-119a-4450-a910-0b683401b451"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"journal article","resourceuri":"http://purl.org/coar/resource_type/c_6501"}]},"item_title":"FPGAの動的部分再構成を利用した進化型高速パターン認識ハードウェア(計算機システム)","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"FPGAの動的部分再構成を利用した進化型高速パターン認識ハードウェア(計算機システム)","subitem_title_language":"ja"},{"subitem_title":"Development of High-Speed Evolvable Pattern Recognition Hardware Using Dynamic and Partial Reconfiguration","subitem_title_language":"en"}]},"item_type_id":"5","owner":"188","path":["4929","1403"],"pubdate":{"attribute_name":"PubDate","attribute_value":"2016-02-18"},"publish_date":"2016-02-18","publish_status":"0","recid":"37130","relation_version_is_last":true,"title":["FPGAの動的部分再構成を利用した進化型高速パターン認識ハードウェア(計算機システム)"],"weko_creator_id":"188","weko_shared_id":-1},"updated":"2024-02-07T06:12:21.216733+00:00"}