

Bibliography

- [1] J. L. Boudec, "The Asynchronous Transfer Mode: A Tutorial", Computer Networks and ISDN Systems, Vol. 24, pp. 279–309(1992).
- [2] R. Y. Awdeh and H. T. Mouftah, "Survey of ATM Switch Architectures", Computer Networks and ISDN Systems, Vol. 27, pp. 1567–1613(1995).
- [3] A. K. Gupta, L. O. Barbosa and N. D. Georganas, "Switching Modules for ATM Switching Systems and Their Interconnection Networks", Computer Networks and ISDN Systems, Vol. 26, pp. 433–445(1993).
- [4] I. Svinnset, "Nonblocking ATM Switching Networks", IEEE Trans. Commun., Vol. 42(2/3/4), pp. 1352–1358(1994).
- [5] Y. Shobatake and T. Kamitake, "A Large Scale ATM Switch Architecture", IEICE Trans. Commun., Vol. J78-B-I(3), pp. 137–146(1995).
- [6] T. T. Lee, "A Modular Architecture for Very Large Packet Switches", IEEE Trans. Commun., Vol. 38(7), pp. 1097–1106(1990).
- [7] T. T. Lee, "Nonblocking Copy Networks for Multicast Packet Switching", IEEE J. Select. Areas Commun., Vol. 6(9), pp. 1455–1467(1988).
- [8] H. S. Kim and A. Leon-Garcia, "A Self Routing Multistage Switching Network for Broadband ISDN", IEEE J. Selected Areas Commun., Vol. 8(3), pp. 459–466(1990).
- [9] M. J. Narasima, "A Recursive Concentrator Structure with Applications to Self-Routing Switching Networks", IEEE Trans. Commun., Vol. 42(2/3/4), pp. 896–898(1994).
- [10] M. J. Narasima, "The Batcher-Banyan Self-Routing Network: Universality and Simplification", IEEE Trans. Commun., Vol. 36(10), pp. 1175–1178(1988).
- [11] J. Hui, "Switching Integrated Broadband Services by Sort-Banyan Networks", Proceeding of The IEEE, Vol. 79(2), pp. 145–154(1991).

- [12] H. S. Kim and A. Leon-Garcia, "Nonblocking Property of Reverse Banyan Networks", IEEE Trans. Commun., Vol. 40(3), pp. 472–476(1992).
- [13] V. Chandramouli and C. S. Raghavendra, "Nonblocking Properties of Interconnection Switching Networks", IEEE Trans. Commun., Vol. 43(2/3/4), pp. 1793–1799(1995).
- [14] T. H. Theimer, E. P. Rathgeb and M. N. Huber, "Performance Analysis of Buffered Banyan Networks", IEEE Trans. Commun., Vol. 39(2), pp. 269–277(1991).
- [15] T. D. Morris and H. G. Perros, "Performance Modelling of a Multi-Buffered Banyan Switch Under Bursty Traffic", IEEE Trans. Commun., Vol. 42(2/3/4), pp. 891–895(1994).
- [16] T. H. Szymanski and V. C. Hamacher, "On the Universality of Multipath Multistage Interconnection Networks", Journal of Parallel and Distributed Computing, Vol. 7, pp. 541–569(1989).
- [17] S. Urushidani, H. Imagawa and K. Yukimatu, "The Rerouting Banyan Network", IEICE Trans. Commun., Vol. J72-B-I(11), pp. 1034–1043(1989).
- [18] F. A. Tobagi, T. Kwok and F. M. Chiussi, "Architecture, Performance, and Implementation of the Tandem Banyan Fast Packet Switch", IEEE J. Selected Areas Commun., Vol. 9(8), pp. 1173–1193(1991).
- [19] T. T. Lee and S. C. Liew, "Broadband Packet Switches Based on Dilated Interconnection Networks", IEEE Trans. Commun., Vol. 42(2/3/4), pp. 732–744(1994).
- [20] I. Widjaja, "Tandem Banyan Switching Fabric with Dilation", Electronics Letters, Vol. 27(19), pp. 1770–1772(1990).
- [21] K. Pibulyarojana, S. Kimura and Y. Ebihara, "A Performance Analysis on a Hybrid Dilated Banyan Network", IPSJ SIG Reports, Vol. 96-DPS-76(34), pp. 199–204(1996).
- [22] K. Pibulyarojana, S. Kimura and Y. Ebihara, "A Study on a Hybrid Dilated Banyan Network", IEICE Trans. Commun., Vol. E80-B(1), pp. 116–126(1997).
- [23] K. Pibulyarojana, S. Kimura and Y. Ebihara, "Hybrid Dilated Banyan Network with Bypasses at the Stage of 4×2 Re-Arrangeable Output Switch", IEICE Trans. Commun., Vol. E80-B(12), pp. 1816–1818(1997).
- [24] K. Pibulyarojana, S. Kimura and Y. Ebihara, "The Banyan Network and the 2-Dilated Banyan Network with Bypasses," ICOIN-13, pp. 1C-3.1–3.6(1999).

- [25] K. Pibulyarojana, S. Kimura and Y. Ebihara, "An Improvement of Banyan Networks and 2-Dilated Banyan Networks Based on Bypasses Positioning", IEICE Trans. Commun., Conditional Acceptance(1999).
- [26] M. Kumar and J. R. Jump, "Performance of Unbuffered Shuffle-Exchange Networks", IEEE Trans. Comput., Vol. c-35(6), pp. 573–577(1986).
- [27] J. H. Patel, "Performance of Processor-Memory Interconnections for Multiprocessors", IEEE Trans. Comput., Vol. c-30(10), pp. 771–780(1981).
- [28] M. J. Karol, M. G. Hluchyj and S. P. Morgan, "Input Versus Output Queueing on a Space-Division Packet Switch", IEEE Trans. Commun., Vol. com-35(12), pp. 1347–1356(1987).
- [29] C. P. Kruskal and M. Snir, "The Performance of Multistage Interconnection Networks for Multiprocessors", IEEE Trans. Comput., Vol. c-32(12), pp. 1091–1098(1983).
- [30] D. Kim, K. Take and H. Tominaga, "A Structure and Control Method of the Fast Re-Arrangeable Nonblocking (FAN) Switch", IEICE Trans. Commun., Vol. J77-B-I(7), pp. 467–474(1994).
- [31] M. Kumar and J. R. Jump, "Generalized Delta Networks", Proc. International Conference on Parallel Processing, IEEE Silver Spring MD, pp. 10–18(1983).
- [32] S. Urushidani, "Rerouting Network: A High-Performance Self-Routing Switch for B-ISDN", IEEE J. Select. Areas Commun., Vol. 9(8), pp. 1194–1204(1991).
- [33] S. Urushidani, S. Hino, Y. Ohtomo and S. Yasuda, "A High-Performance Multicast Switch and Its Feasibility Study", IEICE Trans. Commun., Vol.E81-B(2), pp. 284–296(1998).
- [34] S. Urushidani, M. Yamaguchi and T. Yamamoto, "A High-Performance Switch Architecture for Free-Space Photonic Switching Systems", IEICE Trans. Commun., Vol.E82-B(2), pp. 298–305(1999).