<table>
<thead>
<tr>
<th>著者</th>
<th>Hirano Izumi, Nakasaki Yasushi, Fukatsu Shigeto, Goto Masakazu, Nagatomo Koji, Inumiya Seiji, Sekine Katsuyuki, Mitani Yuichiro, Yamabe Kikuo</th>
</tr>
</thead>
<tbody>
<tr>
<td>雑誌名</td>
<td>Microelectronics and reliability</td>
</tr>
<tr>
<td>号</td>
<td>53</td>
</tr>
<tr>
<td>号</td>
<td>12</td>
</tr>
<tr>
<td>発行年</td>
<td>2013</td>
</tr>
<tr>
<td>ページ番号</td>
<td>1868-1874</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/2241/120788">http://hdl.handle.net/2241/120788</a></td>
</tr>
<tr>
<td>doi</td>
<td>10.1016/j.microrel.2013.05.010</td>
</tr>
</tbody>
</table>
Abstract

This paper discusses time-dependent dielectric breakdown (TDDB) in n-FETs with HfSiON gate stacks under various stress conditions. It was found that the slope of Weibull distribution of $T_{bd}$, Weibull $\beta$, changes with stress conditions, namely, DC stress, unipolar AC stress and bipolar AC stresses. On the other hand, the time evolution component of stress-induced leakage current (SILC) was not changed by these stresses. These experimental results indicate that the modulation of electron trapping/de-trapping and hole trapping/de-trapping by stress condition changes the defect size in high-k gate dielectrics. Therefore, the control of injected carrier and the characteristics of trapping can provide the steep Weibull distribution of $T_{bd}$, leading to long-term reliability in scaled CMOS devices with high-k gate stacks.
Introduction

Downscaling of metal-oxide-semiconductor field-effect transistor (MOSFET) requires the implementation of a high-k dielectric with a metal gate stack to reduce power consumption.\textsuperscript{1)} Hf-based dielectrics have emerged as among the most promising high-k gate dielectric materials for alternative dielectrics, in view of their relatively high permittivity and high thermodynamic stability on Si.\textsuperscript{2-4)} In addition to the many integration challenges arising from the introduction of deposited oxides as a replacement for thermally grown SiO\textsubscript{2}, new reliability concerns have emerged.

Time-dependent dielectric breakdown (TDDB) is one of the most serious concerns regarding the practical use of high-k gate stacks and its mechanism has been widely discussed.\textsuperscript{5-18)} In particular, the statistical distribution of TDDB is important from the viewpoint of determining device lifetime. This is because the ULSI consists of over one billion transistors and the device reliability cannot be decided only by average characteristics. In general, the lifetimes of gate oxide reliability at ppm-order cumulative failure are predicted from the extrapolation of experimental results, which are measured under accelerated conditions (i.e. at higher temperature and stress voltage than actual operating conditions).

Wide distribution of $T_{bd}$ (i.e. small Weibull $\beta$) is a serious concern from the viewpoint of device reliability, including yield. Therefore, not only the average $T_{bd}$ but also its distribution should be considered with a view to improving the dielectric breakdown characteristics of high-k gate dielectrics. Furthermore, not only the lifetime under DC stress but also that under AC stress is important in practical use.

It was reported recently that the shape parameter of Weibull plot, $\beta$, of time to breakdown ($T_{bd}$) of high-k was smaller than that of SiO\textsubscript{2} with similar physical thickness.\textsuperscript{19,20)} In addition, the dependence of TDDB characteristics and the slope of Weibull distribution on bias polarity
has also been reported. Furthermore, it is reported that the Weibull $\beta$ of $T_{bd}$ strongly depends on gate electrode materials for metal gate/HfSiON stacks.

In the present work, the n-MOSFET TDDB distributions for HfSiON gate dielectrics under both DC and AC stresses were studied. It was found that the distribution of $T_{bd}$ under bipolar AC stress becomes steeper than that under DC stress. On the other hand, the averages of $T_{bd}$ and SILC characteristics were almost the same under DC stress and bipolar AC stress. From these experimental results, it is proposed that the ratio of injected carrier components, that is, the ratio of injected hole to electron in high-k, can change the defect size, leading to modulation of the Weibull distribution.

**EXPERIMENT**

A flow diagram of MOSFET fabrication and the cross-section of the MOSFET used in this study are shown in Figure 1. HfSiO films were directly deposited on Si(100) substrates treated with diluted HF by metal-organic chemical vapor deposition (MOCVD). Post-deposition annealing (PDA) was carried out in O$_2$ ambient at 600$^\circ$C for 240 sec for interface engineering. Plasma nitridation was used for nitrogen incorporation in the HfSiO films and post-nitridation annealing (PNA) was carried out in O$_2$/N$_2$ = 0.1% ambient at 1000$^\circ$C for 10 sec. Hf concentration was about 50% (Hf/(Hf+Si)) and nitrogen concentration was about 20 atom %. Typical areas of the devices were $10^{-7}$ cm$^2$. TDDB measurements were performed for $n^+$poly-Si/n-FETs and carrier separation measurements were carried out for both $n^+$poly-Si/n-FETs and $n$polySi/p-FETs. From transmission electron microscope(TEM) image, physical thickness of HfSiON gate dielectrics is around 4 nm and SiO$_2$ interface layer is around 1 nm. Effective oxide thickness (EOT) of around 1.5 nm is obtained by C$_{\text{g}}$-V$_{\text{g}}$ measurement.

TDDB measurements were performed at 125$^\circ$C under DC stress and AC stress. 63%
and its distribution was obtained from the data with at least 25 samples. Figure 2 shows the stress conditions of DC stress, unipolar AC stress and bipolar AC stresses. Table 1 shows the parameters: cycle stress time, \( T1 \) for inversion stress time, \( T2 \) for accumulation or zero-voltage stress time, and stress voltage, \( V_{gst1} \) for inversion stress and \( V_{gst2} \) for accumulation stress.

The electron and hole currents under each stress were investigated by using the carrier separation measurement, as shown in Figure 3. The carrier separation results of \( n^+ \)poly-Si/n-FET under positive bias and \( n^+ \)poly-Si/p-FET under negative bias correspond to inversion and accumulation condition for \( n^+ \)poly-Si/n-FET, respectively.

In order to study the defect generation phenomena, stress-induced leakage current (SILC) under each stress was also examined. Figure 4 shows the SILC measurement flow. First initial \( Cg-Vg \) measurement and initial \( Ig-Vg \) measurement is carried out. Then DC or AC stress is applied and after that stressed \( Cg-Vg \) measurement and stressed \( IV \) measurement is carried out. From initial and stressed \( Cg-Vg \) measurement, flat-band voltage shift (\( \Delta V_{fb} \)) by applied stresses is obtained. SILC is estimated as \( \Delta I_g = I_g - I_{g_{initial}} \) at \( V_g - V_{fb} = 1V \). Here, the influence of charge trap on \( V_g \) shift is removed by rectifying monitor voltage of SILC by \( V_{fb} \). Delay time after stress is around 2 sec because \( Cg-Vg \) measurement is performed between applied stress and SILC measurement. In this \( Cg-Vg \) and \( Ig-Vg \) measurement, \( V_g \) sweeps from -1 to 1. As a result, \( V_{fb} \) and SILC recover during negative bias. SILC is partially relaxed for each stress condition.

RESULTS AND DISCUSSION

**TDDB characteristics under DC and AC stresses**

Figure 5 shows the typical time evolutions of gate leakage current (Ig) in n-MOSFETs under
DC stress, unipolar AC stress 1 and bipolar AC stress 1. Ig was measured at stress voltage. In Figure 5 (a), the horizontal axis shows the total time of stressing, including time of zero-voltage stress in unipolar stress or negative stress in bipolar stress. In Figure 5 (b), the horizontal axis shows the sum of stress time under application of positive stress. We determined the time at which current begins to increase as time to breakdown, $T_{bd}$, as indicated by arrow in Figure 5 (b), which corresponds to $I_g(t_{n+1})/I_g(t_n) > 1.03$ as a definition of breakdown. Using this criterion of breakdown, the good area scaling of Weibull distribution was observed, indicating that this criterion is a reasonable detection of first breakdown. In general, first breakdown is considered to result from a weak localized conductive path between the gate electrode and the substrate. This conductive path is formed by connecting the defects generated in dielectrics 25-27). Based on this model, the statistics of soft breakdown can be described by Weibull distribution.

Figure 6 (a) and (b) show the Weibull plots of $T_{bd}$ under DC stress, unipolar AC stress and bipolar AC stresses. Here, $T_{bd}$ is the cumulative time of the positive $V_g$ only. The Weibull function has an excellent fit to the experimental data for each stress. Table 2 shows the stress condition and 63% $T_{bd}$ and Weibull $\beta$. Weibull $\beta$ was estimated by fitting of $T_{bd}$ for longer than 10 seconds in Figure 6. Since the first 10 seconds of stress for each stress condition is the same condition, the difference of $T_{bd}$ within 10 seconds for each stress did not originate from different stress conditions. The values of Weibull $\beta$ under unipolar AC stress were around 1 and almost the same value under DC stress. On the other hand, the values of $\beta$ under bipolar stresses were larger than those under both DC and unipolar stress. Moreover, Weibull $\beta$ under bipolar AC stress 3 shows the largest value, followed by that under bipolar AC stress 2 and that under bipolar AC stress 1; Weibull $\beta$ increases with longer $T_2$ of bipolar stress. 63% $T_{bd}$ under DC stress and unipolar AC stresses are almost the same. On the other hand, $T_{bd}$ distribution under bipolar AC stress is steeper than that under DC stress, although 63% $T_{bd}$
were almost the same under DC stress and bipolar stresses.

**SILC characteristics under DC and AC stresses**

To investigate the defect generation characteristics, we measured the stress-induced leakage current (SILC). To correct the shift of the flat-band voltage, both capacitance-voltage (Cg-Vg) and current-voltage (Ig-Vg) measurements were performed before and after stresses as shown in Fig. 4. SILC is related to the defect generated and has been explained in terms of trap-assisted tunneling mechanisms. Therefore, the time evolution of SILC has been used to monitor the degradation of dielectrics.

Figure 7 (a) shows the shift of Cg-Vg curves by trap generation under DC stress and Figure 7 (b) shows the change of the low field Jg - (Vg - Vfb) due to SILC under DC stress. In this case, positive shift of Cg-Vg curve by electron trap generation was observed. This electron trap may be hardly de-trapped by Cg-Vg measurement. Similar behaviors were observed under unipolar AC stress and bipolar AC stress. In order to eliminate the modulation of electric field under trapped electron due to applied stress, we use the Vfb by Cg-Vg measurement. Monitor voltage of SILC was Vg-Vfb=1V as indicated by dotted line in Fig. 7 (b). From the results of Fig.7, the time evolution of SILC as shown in Fig. 8 was estimated.

Figure 8 shows the time evolution of SILC under DC stress, unipolar AC stress 2 and bipolar AC stress 3. SILC can be described by power-law dependence as \( \text{SILC} = A \cdot t^\alpha \). Here, almost the same value of \( \alpha \), around 0.6, was obtained for each stress, even though the \( \beta \) showed very different values.

**The origin of different Weibull \( \beta \) due to stress conditions**
We discuss the origin of correlation between Weibull $\beta$ and stress conditions. In order to separate the electron current and hole current under each stress, we performed the carrier separation measurement. Figure 9 shows the carrier separation results of n$^+$poly-Si/n-FET under positive bias and n$^+$poly-Si/p-FET under negative bias, corresponding to inversion and accumulation condition, respectively, in n$^+$poly-Si/n-FET. Under $V_{gst1}$, as shown in Fig. 9 (a), the electron current ($J_g$) was about three orders of magnitude higher than hole current ($J_{sub}$). These electrons are injected from inversion layer to poly-Si gate electrode. Injected electrons immediately cause impact ionization and, consequently, create electron-hole pairs. Generated holes tunnel back into the oxide. These hole current are observed as $J_{sub}$.\(^{28}\) In addition, electrons are tunneling from the valence band to the gate. While electrons are tunneling from the valence band to the gate, they create holes that are collected by the p-type substrate. These holes were also observed as $J_{sub}$.\(^{29}\)

Leakage current under $V_{gst2}$ of n$^+$poly-Si/n-FET corresponds to that of n$^+$poly-Si/p-FET under $V_{gst2} - \Delta Vfb$ ($\Delta Vfb = Vfb(n^+\text{poly-Si}/n\text{-FET}) - Vfb(n^+\text{poly-Si}/p\text{-FET})$). The hole current ($J_{sd}$) was about an order of magnitude higher than electron current ($J_{sub}$) under $V_{gst2} - \Delta Vfb$ of n$^+$poly-Si/p-FET. Therefore, holes are intentionally injected from accumulation layer to gate electrode by applying the accumulation stress, $V_{gst2}$, as shown in Fig. 9 (b). If the stress time of $V_{gst1}$ is constant, the larger $J_{hole} / J_{electron}$ can be realized by applying the longer stress time of $V_{gst2}$. Here, we have confirmed that the devices are not degraded by the voltage of $V_{gst2}$ because the $V_{gst2}$ is small enough. From these results, we calculated the total ratio of injected holes to injected electrons for each stress condition as 

$$\left(\frac{J_{hole}}{J_{electron}}\right)_{total} = \left(\frac{J_{hole}}{J_{electron}}\right)_{gst1} + \left(\frac{J_{hole}}{J_{electron}}\right)_{gst2}.$$ 

Figure 10 shows the correlation between $\beta$ and ($J_{hole} / J_{electron}$)\text{total} under each stress condition. Strong correlation was observed, that is, Weibull $\beta$ monotonically increases with ($J_{hole} / J_{electron}$)\text{total}. Since the Weibull $\beta$ under DC stress and unipolar stresses were almost the same
as shown in Figure 5, the injected carriers under $V_{gst2}$ rather than relaxation of charges between pulses strongly influence Weibull distribution of $T_{bd}$ in HfSiON. The carrier ratio controlled by bias polarity must dominate the Weibull $\beta$. On the other hand, it has been reported that the relaxation of charges under AC stress influences TDDB behavior. In this study, it was found that the relaxation of charges and trapped holes can both influence TDDB.

We discuss the model for the modulation of $\beta$ due to the ratio of injected carriers and discharging of carriers. Here, we account for the Weibull distribution of $T_{bd}$ by using the percolation model.

The percolation model has been reported recently and the slope of Weibull distribution was explained by using this model. Based on this model, a simpler model, namely, a cell-based model, has been proposed. In this model, it is assumed that the gate oxide is divided into cubic cells of volume $(a_0^3)$ and one cell changes to be conductive with a probability. The breakdown can take place when all the cells in one column are conductive. Here, $A_{ox}$ is the gate oxide area, $a_0$ is a conductive cell size, and $t_{ox}$ is the oxide thickness. In this cubic lattice, we can distinguish $N = A_{ox}/a_0^2$ column of area $(a_0^3)$ and thickness $(t_{ox})$, with each column being subdivided in $n = t_{ox}/a_0$ cell. If $\lambda$ is the probability of each cell being conductive, the probability that all the cells in one column are conductive is $\lambda^n$. The breakdown can occur when one of its columns is fully conductive. Therefore, the device failure cumulative distribution is given by $1 - F_{BD}(\lambda) = (1-\lambda^n)^N$, where $F_{BD}$ is the cumulative breakdown distribution. If the breakdown is triggered, $\lambda << 1$ is satisfied. In this case, $\ln (1-\lambda^n)$ can approximate $-\lambda^n$. Under these assumptions, Weibull distribution ($W_{BD}$) becomes

$$W_{BD} = \ln (-N \ln (1-\lambda^n)) = \ln (N) + n \ln (\lambda)$$

(1)

Since $N=A_{ox}/a_0^2$ and $n = t_{ox}/a_{ox}$, the breakdown distribution can be written as follows:
\[
\ln[-\ln(1 - F)] = \ln\left(\frac{A_{ox}}{a_0^2}\right) + \frac{t_{ox}}{a_0} \ln(\lambda(t))
\]

(2)

Here, SILC is related to the generated defect and has been explained in terms of trap-assisted tunneling mechanisms.\(^{32-34}\) Therefore, \(\lambda(t)\) is given by a well-known power law, as shown in eq.(3), and can be estimated by stress-induced leakage current (SILC).

\[
\lambda(t) = \xi \cdot t^\alpha \propto SILC = A \cdot t^\alpha
\]

(3)

From eq.(1) and eq.(2), the Weibull \(\beta\) is described by eq.(4)

\[
\text{Weibull} \beta = \alpha \cdot \frac{t_{ox}}{a_0}
\]

(4)

Therefore, under the constant oxide thickness, large \(\beta\) implies either large \(\alpha\) or small \(a_0\).

The result of Fig. 8 indicates that the change of \(\beta\) under different stress condition does not come from the change of \(\alpha\). Figure 11 shows the estimated \(a_0\) by using values of \(\alpha\), Weibull \(\beta\) and \(t_{ox}\) obtained experimentally under each stress condition. These \(a_0\) seem to decrease with increase of \(J_{\text{hole}} / J_{\text{electron}}\) for different stress conditions. These results indicate that the ratio of injected carriers changes the defect size generated in HfSiON.

Figure 12 shows the schematic illustrations of the percolation model under high \((J_{\text{hole}} / J_{\text{electron}})_{\text{total}}\) condition and low \((J_{\text{hole}} / J_{\text{electron}})_{\text{total}}\) condition, corresponding to DC stress and bipolar stress. In the percolation model, breakdown occurs when the generated defects connect in the direction of thickness. From our experimental results shown above, when the \(J_{\text{hole}} / J_{\text{electron}}\) is high, corresponding to bipolar AC stress, the generated defect size \((a_0)\) is small and large amounts of generated defects bring on the breakdown. When the \((J_{\text{hole}} / J_{\text{electron}})_{\text{total}}\) is low, corresponding to DC stress, the generated defect size \((a_0)\) is large and the small amounts of generated defects bring on the breakdown. On the other hand, almost similar 63% \(T_{bd}\) and similar SILC under DC stress, unpolar AC stresses and bipolar AC stresses were observed as shown in Table 2 and Fig.8. One of the possible defect generation mechanisms is
as follows. In this study, estimated SILC (ΔIg/Ig) was reflected the defect size because
generation of a large defect causes the large increase of Ig. As result, low generation rate of a
large defect and high generation rate of a small defect causes almost the same SILC. Under
DC stress or unipolar AC stress, large defect is generated at a low-rate. Under bipolar AC
stress, small defect is generated at a high-rate. It can explain that the Weibull distribution
changes with stress sequence regardless of almost the same $T_{bd}$ and the same SILC. Although
more experiments and calculations are still required, we infer the mechanism for the
modulation of generated defect size as follows.

From the first-principle calculations,$^{35}$ it was reported that the capture of two holes by
oxxygen vacancy (Vo) causes the structural relaxation in HfSiO. We think that this structural
relaxation corresponds to defect generation in the percolation model.

It was also reported that the electron capturing by Vo promotes formation of an additional
Vo (2nd Vo adjacent to the 1st Vo site) around the Hf atom at the site. On the other hand, hole
injections cannot promote further Vo formation at the same site.$^{35}$

From these calculations, we suppose the schematic models of the defect generation that is
modulated by discharge of carriers and the balance of carriers as shown in Fig. 13. Under
inversion stress, each Vo captures electron initially and forms Vo$^{2-}$. When the accumulation
stresses were applied, which correspond to bipolar AC stress, electrons de-trapped from Vo$^{2-}$
and return to Vo, resulting in prevention of Vo condensation. Each Vo will capture holes under
further accumulation stress, resulting in structural relaxation at Vo alone. Each Vo may be
regarded as a defect, corresponding to the small defect in the percolation model. In this case,
additional Vo generation cannot be promoted and the sphere of structural relaxation is small.

In the case of DC stress, each Vo will capture electrons and forms Vo$^{2-}$ under inversion stress.
As a result, further Vo formation is promoted, that is, condensation of Vo. In each condensed
Vo region, subsequent hole injection will bring about the structural relaxation in each large
region, corresponding to the large defect in the percolation model.

**CONCLUSION**

This paper discussed the TDDB characteristics of HfSiON under various stress conditions. It was found that the stress conditions modulate Weibull $\beta$. For example, the $\beta$ under bipolar stress is larger than that under DC and unipolar AC stress. From these results, it was found that the discharge of electrons and injected carrier ratio ($J_{\text{hole}} / J_{\text{electron}}$)$_{\text{total}}$ strongly influences Weibull distribution of $T_{bd}$ in HfSiON. These results suggest that the characteristics of trapped and de-trapped carriers modulate the defect size in high-k gate dielectrics, leading to change of the $\beta$.

It can be concluded that control of electron trapping/de-trapping and hole trapping/de-trapping can provide steep Weibull distribution of $T_{bd}$, leading to long-term reliability in scaled CMOS devices with high-k gate stacks.

**Acknowledgement**

We thank Drs. A. Nishiyama, K. Kato, M. Takayanagi, S. Kawanaka and K. Nakajima for useful discussion and support throughout this work.
References


Figure captions

Figure 1. Flow diagram of MOSFET fabrication and the cross-section of the MOSFET used in this study.

Figure 2. Stress conditions of DC stress, AC unipolar stress and AC bipolar stresses.

Figure 3. Schematics of carrier separation measurement of (a) n⁺poly-Si/n-FET and (b) n⁺poly-Si/p-FET.

Figure 4. Measurement flow of SILC.

Figure 5. Typical time evolutions of gate current ($I_g$) under DC stress, unipolar AC stress and bipolar AC stress. (a) the horizontal axis shows the total time of stressing, including time of zero-voltage stress in unipolar stress or negative stress in bipolar stress. (b) the horizontal axis shows the sum of stress time under application of positive stress.

Figure 6. Weibull plots of $T_{bd}$ under DC stress, unipolar stress and bipolar stresses. The large values of $\beta$ were obtained under bipolar stress, although 63% $T_{bd}$ is almost the same value.

Figure 7. (a) $C_g-V_g$ curve before and after applied DC stresses. (b) $I_g-V_g$ characteristics before and after applied DC stresses.
Figure 8. Typical time evolutions of SILC under DC stress, unipolar AC stress 2 and bipolar AC stress 3.

Figure 9. Carrier separation results of n⁺poly-Si/n-FET and n⁺poly-Si/p-FET under inversion conditions. (a) and (b) show the schematic image of carriers under $V_{gst_1}$ and $V_{gst_2}$, respectively.

Figure 10. Correlation between Weibull $\beta$ of $T_{bd}$ and $(J_{hole}/J_{electron})_{total}$ under DC, unipolar and bipolar AC stresses.

Figure 11. Correlation between $a_o$ and $(J_{hole}/J_{electron})_{total}$ under each stress.

Figure 12. Schematic illustrations of percolation model under (a) bipolar AC stress (high $J_{hole}/J_{electron}$ condition) and (b) DC stress (low $J_{hole}/J_{electron}$ stress condition).

Figure 13. Microscopic images of generated defect size under (a) bipolar AC stress condition and (b) DC stress condition.

Table 1. Parameters of cycle stress time, $T1$ for inversion stress time, $T2$ for accumulation or zero-voltage stress time, and stress voltage, $V_{gst_1}$ for inversion stress and $V_{gst_2}$ for accumulation stress.

Table 2. The results of 63% $T_{bd}$ and Weibull $\beta$ for different stress condition.
Figure 1

- Isolation
- DHF Cleaning
- HfSiO deposition
- Post-deposition annealing
- Plasma Nitridation
- Post-Nitridation annealing
- Poly-Si deposition
- Ion implantation
- Activation annealing

Conventional CMOS process
Figure 2

DC stress

unipolar stress

bipolar stress

$V_{gst1}$

$V_{gst2}$

$T_1$, $T_2$
Table 1

<table>
<thead>
<tr>
<th></th>
<th>DC stress</th>
<th>Unipolar AC stress 1</th>
<th>Unipolar AC stress 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{gst1} = 2.5V$</td>
<td>$V_{gst1} = 2.5V$</td>
<td>$V_{gst1} = 2.5V$</td>
<td>$V_{gst1} = 2.5V$</td>
</tr>
<tr>
<td></td>
<td>$V_{gst2} = 0V$</td>
<td>$V_{gst2} = 0V$</td>
<td>$V_{gst2} = 0V$</td>
</tr>
<tr>
<td></td>
<td>$T_1 = 10\ s$</td>
<td>$T_1 = 10\ s$</td>
<td>$T_1 = 10\ s$</td>
</tr>
<tr>
<td></td>
<td>$T_2 = 10\ s$</td>
<td>$T_2 = 100\ s$</td>
<td>$T_2 = 1000\ s$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Bipolar AC stress 1</th>
<th>Bipolar AC stress 2</th>
<th>Bipolar AC stress 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{gst1} = 2.5V$</td>
<td>$V_{gst1} = 2.5V$</td>
<td>$V_{gst1} = 2.5V$</td>
<td>$V_{gst1} = 2.5V$</td>
</tr>
<tr>
<td>$V_{gst2} = -1V$</td>
<td>$V_{gst2} = -1V$</td>
<td>$V_{gst2} = -1V$</td>
<td>$V_{gst2} = -1V$</td>
</tr>
<tr>
<td>$T_1 = 10\ s$</td>
<td>$T_1 = 10\ s$</td>
<td>$T_1 = 10\ s$</td>
<td>$T_1 = 10\ s$</td>
</tr>
<tr>
<td>$T_2 = 10\ s$</td>
<td>$T_2 = 100\ s$</td>
<td>$T_2 = 1000\ s$</td>
<td>$T_2 = 1000\ s$</td>
</tr>
</tbody>
</table>
Figure 3

(a) $V_g > 0$

(b) $V_g < 0$
Figure 4

Initial Cg-Vg measurement

Initial Ig-Vg measurement

Stress

Stressed Cg-Vg measurement

△Vfb

Stressed Ig-Vg measurement

SILC: △Ig @Vg-Vfb=1V
Figure 5

(a) (b)

- DC stress
- Unipolar AC stress
- Bipolar AC stress

Ig [A]

Total time [sec]

Stress time [sec]
Figure 6

(a) (b)
Table 2

<table>
<thead>
<tr>
<th>Stress type</th>
<th>Vgst1</th>
<th>Vgst2</th>
<th>T1</th>
<th>T2</th>
<th>63% $T_{th}$</th>
<th>Weibull $\beta$</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC</td>
<td>2.5 V</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>52 s</td>
<td>1.0 ±0.1</td>
</tr>
<tr>
<td>Unipolar AC stress 1</td>
<td>2.5 V</td>
<td>0 V</td>
<td>10 s</td>
<td>10 s</td>
<td>46 s</td>
<td>1.1 ±0.1</td>
</tr>
<tr>
<td>Unipolar AC stress 2</td>
<td>2.5 V</td>
<td>0 V</td>
<td>10 s</td>
<td>1000 s</td>
<td>45 s</td>
<td>1.2 ±0.1</td>
</tr>
<tr>
<td>Bipolar AC stress 1</td>
<td>2.5 V</td>
<td>-1 V</td>
<td>10 s</td>
<td>10 s</td>
<td>50 s</td>
<td>1.1 ±0.1</td>
</tr>
<tr>
<td>Bipolar AC stress 2</td>
<td>2.5 V</td>
<td>-1 V</td>
<td>10 s</td>
<td>100 s</td>
<td>48 s</td>
<td>1.6 ±0.1</td>
</tr>
<tr>
<td>Bipolar AC stress 3</td>
<td>2.5 V</td>
<td>-1 V</td>
<td>10 s</td>
<td>1000 s</td>
<td>50 s</td>
<td>2.1 ±0.1</td>
</tr>
</tbody>
</table>
Figure 8

$\text{SILC} = A \cdot t^\alpha$

$\alpha \approx 0.6$
Figure 9
Figure 10

Graph showing data points for different stress conditions, including Unipolar AC stress 1 and 2, Bipolar AC stress 1, 2, and 3, and DC stress, plotted against $(J_{hole}/J_{electron})_{total}$.
Figure 11
Figure 12

bipolar AC stress
(high $J_{\text{hole}}/J_{\text{electron}}$ condition)

Gate electrode → HfSiON → Si-substrate

DC stress
(low $J_{\text{hole}}/J_{\text{electron}}$ condition)

: generated defect
Figure 13

a) Accumulation stress (bipolar AC stress)
- Capture hole to Vos
- Structural relaxation at Vo alone

b) Inversion stress (DC stress)
- Inversion stress
- Capture electrons to Vo
- Discharge electrons from Vo
- Condensation of Vo
- Structural relaxation at Vo in large condensed Vo's

Inversion stress

Accumulation stress

Capture hole to Vos